Funvizeo logo
  • Contents
      • Back
      • Verilog
      • SystemVerilog
      • UVM
      • Digital Basics
      • Verification
Most Popular
Verification
  Testbench Evolution
  Constraint Random Verification
  Verification Techniques
  Verification Plan
  Code Coverage

Verilog
  Data Types
  Basic Constructs
  Behavioral Modeling
  Gate Modeling
  Simulation Basics
  Design Examples
  Interview Questions

SystemVerilog
  Data Types
  Class
  Interface
  Constraints and more!
  Testbench Examples
  Interview Questions

UVM
  Sequences
  Testbench Components
  TLM Tutorial
  Register Model Tutorial
  Testbench Examples
  Interview Questions

Digital Fundamentals
  Binary Arithmetic
  Boolean Logic
  Karnaugh Maps
  Combinational Logic
  Sequential Logic

Floating Point Numbers

The CPU (Central Processing Unit) typically consists of an arithmetic logic unit (ALU), floating point unit (FLU/FPU), registers, control unit and the cache memory.

The ALU performs integer arithmetic operations such as addition, subtraction, and logic operations such as AND, OR, XOR, etc. Integers are whole numbers without fractional components. 1, 2, and 3 are integers while 0.1, 2.01, and 3.005 all have fractional components and are called floating point numbers.

Read more: Floating Point Numbers

Character Encoding Systems

  1. What is ASCII Code ?

What is ASCII Code ?

ASCII (American Standard Code for Information Interchange) code is a standard system used to represent text characters as numeric codes in digital electronics and computing. In ASCII code, each character is assigned a unique 7-bit code, allowing for a total of 128 possible characters.

For example, the letter "A" is represented in ASCII code as the number 65. The letter "B" is represented as the number 66, and so on. Punctuation marks, numbers, and special characters also have unique ASCII codes.

Read more: Character Encoding Systems

Binary Arithmetic

  1. Binary Addition

Binary Addition

Let's say we want to add the binary numbers 101011 and 11100 together. First, we want to line up the digits, making sure each column is added correctly.

     1 0 1 0 1 1 
  +  0 1 1 1 0 0 

Read more: Binary Arithmetic

One's and Two's complements

  1. One's Complement

There are two types of complements in a binary number system: the one's complement and the two's complement.

One's Complement

To find the one's complement of a binary number, you simply need to flip all the bits (0 becomes 1 and 1 becomes 0) in the binary number. For example:

   Binary number    :  11001101
   One's complement :  00110010

Read more: One's and Two's complements

Signed and Unsigned Binary

  1. Unsigned Numbers

Computer hardware recognizes two formats : unsigned and signed

Unsigned Numbers

In digital design, an unsigned number is a binary number that represents only magnitude and not the sign. It uses a fixed number of bits to represent a range of non-negative values. The range of values that can be represented by an unsigned number system is always positive and includes 0.

Read more: Signed and Unsigned Binary

  1. Binary and Decimal System
  2. Verilog Interview Questions Set 9
  3. Verilog Interview Questions Set 8
  4. Verilog Interview Questions Set 7
  5. Verilog Interview Questions Set 6

Page 15 of 68

  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
Interview Questions
  Verilog Interview Set 1
  Verilog Interview Set 2
  Verilog Interview Set 3
  Verilog Interview Set 4
  Verilog Interview Set 5

  SystemVerilog Interview Set 1
  SystemVerilog Interview Set 2
  SystemVerilog Interview Set 3
  SystemVerilog Interview Set 4
  SystemVerilog Interview Set 5

  UVM Interview Set 1
  UVM Interview Set 2
  UVM Interview Set 3
  UVM Interview Set 4
Related Topics
  Digital Fundamentals
  Verilog Tutorial

  Verification
  SystemVerilog Tutorial
  UVM Tutorial
Latest in Verilog
  • Verilog $random
  • Verilog VCD Dump
  • Verilog VCD
  • Verilog Namespace
  • Verilog $stop $finish
Latest in SystemVerilog
  • SystemVerilog `define Macro
  • SystemVerilog Callback
  • SystemVerilog Interview Questions Set 10
  • SystemVerilog Interview Questions Set 9
  • SystemVerilog Interview Questions Set 8
Latest in UVM
  • UVM Callback
  • UVM Singleton Object
  • UVM Component [uvm_component]
  • UVM Object [uvm_object]
  • UVM Root [uvm_root]
© 2025 Funvizeo
Terms and Conditions